Explore projects
-
RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
Updated -
Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.
Updated -
The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
Updated -
Eclipse/FreeRTOS/core-v-mcu example program
Updated -
Instruction Set Generator initially contributed by Futurewei
Updated -
Aidge's CUDA backend, written in C++/CUDA and using NVidia's CuDNN and CuBLAS libraries. Required for training and inference on NVidia's GPUs
Updated -
Aidge's quantization module, for both PTQ and QAT, written in C++
Updated -
Aidge's C++ export module optimized for ARM Cortex-M
Updated -
Aidge's learning module, written in C++, required for models training directly in Aidge
Updated -
A standalone simulator which can be used to run an OpenScenario based simulation.
Updated -
GT-Gen Core library which accepts ScenarioEngine, Environment and simulation parameters and enables the integrator to execute the simulation.
Updated -
Aidge's core module, written in C++, always required
Updated -
Aidge's reference CPU backend, written in C++, not optimized for performances
Updated -
Aidge's reference C++ export module, required for generating standalone C++ static compute graph
Updated -
Updated