[Xcelium flow] sim yaml

Created by: CoralieAllioux

This PR aims at adding xrun rule inverif/sim/cva6.yaml, which is a step to support Cadence xcelium simulator without using riscv-dv instruction generator. It contributes to task #1829