AXI ID width warning on changing NBSlave

Created by: Juan-Gg

If NBSlave is modified, Xilinx's IPs under fpga/xilinx need to be updated with the new AXI id width and regenerated. Add warning on source code right next to NBSlave definition. As mentioned in #568 (closed) and later in #1941 (closed).