[RISCV] CodeGen Support for XCVsimd Intrinsics
Created by: realqhc
Code generation from simple add <4 x i8> %a, %b
is working right now, however it seems that RVV extension supports VP operations. I am working on bringing support for VP operations to XCVsimd.