Explore projects

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

The purpose of the repo is to support CORE-V Wally architectural verification

Functional verification project for the CORE-V family of RISC-V cores.

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

The purpose of the repo is to support CORE-V Wally architectural verification

Functional verification project for the CORE-V family of RISC-V cores.

Changelog POC is a lightweight proof of concept designed to explore and validate the implementation of an automated changelog generation system