Explore projects
-
OpenHW Group / backup-20240428 / cve2
Apache License 2.0The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
Updated -
OpenHW Group / backup-20240428 / force-riscv
Apache License 2.0Instruction Set Generator initially contributed by Futurewei
Updated -
Functional verification project for the CORE-V family of RISC-V cores.
Updated -
OpenHW Group / backup-20240428 / cva5
Apache License 2.0The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
Updated -
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Updated -
OpenHW Group / backup-20240428 / cv32e40p
Apache License 2.0CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Updated -
OpenHW Group / backup-20240421 / force-riscv
Apache License 2.0Instruction Set Generator initially contributed by Futurewei
Updated -
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Updated -
OpenHW Group / backup-20240421 / cva5
Apache License 2.0The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
Updated -
Functional verification project for the CORE-V family of RISC-V cores.
Updated -
OpenHW Group / backup-20240421 / cv32e40p
Apache License 2.0CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Updated -
-
-
-
Eclipse Projects / aidge / aidge_export_cpp
Eclipse Public License 2.0Aidge's reference C++ export module, required for generating standalone C++ static compute graph
Updated -
Eclipse Projects / aidge / aidge_backend_cuda
Eclipse Public License 2.0Aidge's CUDA backend, written in C++/CUDA and using NVidia's CuDNN and CuBLAS libraries. Required for training and inference on NVidia's GPUs
Updated -
Aidge's quantization module, for both PTQ and QAT, written in C++
Updated -
Eclipse Projects / aidge / aidge_dataloader
Eclipse Public License 2.0Updated -
Eclipse Projects / aidge / aidge_onnx
Eclipse Public License 2.0Aidge's ONNX import/export module, written in Python, required for ONNX interoperability
Updated -
Eclipse Projects / aidge / aidge_backend_cpu
Eclipse Public License 2.0Aidge's reference CPU backend, written in C++, not optimized for performances
Updated