memctrl: enable concurrent read (stage 0) and write (stage 1)

Previously the pipeline was stalled in case of a read in stage 0 and a write in stage 1.

The pipeline is still stalled if both operations target the same SRAMs.