memctrl: optimize write byte enable timing path

Write data and write byte enable can be computed in parallel to the data_write signal.

We can thus reduce by one the number of logic levels