Initial PPL for Verilator Modeling for CORE-V MCU and FPGA SoC

Created by: alfredoh1234

Signed-off-by: Alfredo Herrera alfredo.herrera@ieee.org

This is the initial Verilator modeling PPL, edited based on initial feedback on the draft.