Update FPGA constraints to restore support for VCU108 and increase speed to 50MHz
Created by: rosethompson
Cleans up the names of Xilinx IP to match the textbook. Explores pushing the Arty A7 to 25Mhz. VCU108 runs at 50MHz. Removes old IP not longer needed.