Add hardware debug support
Created by: Matthew-Otto
This PR adds support for RISC-V Debug Specification Version 1.0.0. There are some quirks with privilege unit interactions which I intend to cleanup soon. Otherwise, the RTL is tested and functional.
This PR also integrates some basic JTAG tests into the regression testing system. I'm open to any feedback that can make it better.