Enable assertions in Verilator

Created by: jordancarlin

Discovered while working on fetch buffer. Assertions in riscvassertions.sv were not being checked by Verilator. This enables them to avoid invalid configs from being simulated.