Skip to content

Flist.cv64a6_imafdc_sv39_gate: Flist dedicated to gate simulation

Created by: JeanRochCoulon

Move Flist dedicated to the gate simulation from core-v-verif to cva6 repository. LIB_VERILOG need to point to the verilog foundry library

Merge request reports

Loading