Feature/synthesis

Created by: JeanRochCoulon

This pull request allows to make cva6 synthesis and run gate simulation (with the help of core-v-verif). Of course, techno and CAD vendor licence are useful to be able to execute it ! @sjthales, I have added the FPU_EN in the plateform configs