Flush all state when reset is not deasserted
Created by: berendo
This PR ensures that while the CPU reset is asserted, the simulation instruction tracer flushes its internal state, so that it can resume tracing correctly once reset is deasserted. Otherwise the trace logging becomes inconsistent with the actual CPU state if the CPU is ever reset externally and then resumes execution.