Created by: whutddk
Sorry for closing #510 by mistake. I would like to fix these tiny bugs.
the wire definition timer_irq is mis-spelling in ariane_xilinx.sv
the s_axi_gpio_wlast from AXI master is not an input, but an output.