Created by: whutddk
I would like to fix these tiny bugs by the way.
the wire definition timer_irq is mis-spelling in ariane_xilinx.sv
timer_irq
ariane_xilinx.sv
the s_axi_gpio_wlast from AXI master is not an input, but an output.
s_axi_gpio_wlast