report_benchmark.py: fix Dhrystone cycles after PR #2484

Created by: ASintzoff

after commit 111df66d the CVA6 configuration used for Dhrystone benchmark is rv64gc_zba_zbb_zbs_zbc instead of rv64imafdc_zicsr_zifencei

therefore the number of cycles is reduced