Implement only 1 dcache_ctrl instances when ACC and MMU_PRESENT are disabled
Created by: JeanRochCoulon
During ACCELERATE_PORT integration, NumPorts has been upgraded from 3 to 4 in wt_dcache.sv. This has implemented 3 times dcache_ctrl.sv in place of 2 times. @zarubaf
Do you confirm/approve ?