Enable assertions in Verilator after migrating to Verilator v5, part 1: core/*.sv

Created by: zchamski

Goal: remove all ifndef VERILATOR directives that disabled Verilog assertions when using Verilator v4 and below (cf. issue https://github.com/openhwgroup/cva6/issues/1180).