Skip to content

Single step + interrupt might not retire any instructions

Created by: silabs-oysteink

If the core is stepping an interruptible instruction and an interrupt is asserted, the core will take the interrupt and not retire any instructions before entering debug mode. mepc/mcause is set according to the taken interrupt, and dpc will point to the first instruction of the interrupt handler.

This is in line with debug spec v1.0.0

Merge request reports

Loading