Better mstatus when FPU instruction

Created by: YoannPruvost

When a floating point instruction cause an update of the mstatus csr, this update was not visble on the rvfi trace for non fpu instruction that were completed before the fpu response but are considered retired after.

This workaround updates the mstatus read value for all instructions that are completed before the fpu response but come latter in retire order