Fix #683
Created by: pascalgouedo
Hi,
Here are all updates to have correct trace file with respect to FPU instructions (no Xs any more). It is able to cope with pipelines effects and different fixed latencies FPU instructions (verified in the range 0 to 5 cycles) as well as with variable latencies Integer MUL/DIV and FDIV/FSQRT instructions.