Add `tinfo` debug CSR
Created by: andreaskurth
The RISC-V debug specification, Section 5.2.5 defines the Trigger Info register, which returns the trigger types supported by the currently selected trigger. CV32E40P implements address/data match triggers (or no triggers if DEBUG_TRIGGER_EN
is disabled), and this PR exposes the supported trigger in a newly added tinfo
CSR.