Skip to content

[RISCV] Fix signedness of Core-V SIMD instructions

Created by: melonedo

#28 (closed) detected that signedness of a few instructions were wrong. This patch fixes them and updates relevant tests.

Merge request reports

Loading