Skip to content

Add RTL Code Coverage waivers following confirmation using SLEC app of JasperGold and SiemensEDA QuestaFormal.

Created by: dd-BeeNee

Further improve RTL Code coverage by waiving those proven unreachable. Now we are left with only 6 causes resulting 17 holes in cv32e40p_controller.sv. Down from 24 holes.

Merge request reports

Loading