Skip to content

Strichmo/riscv dv irq config

Created by: strichmo

riscv-dv reconfiguration to support interrupts to prepare for random interrupt testing all changes are in corev-dv and use factory to avoid riscv-dv code changes added a new corev-dv target specifically for the cv32e40p

Merge request reports

Loading