Relaxed bus error scoreboard check

Created by: halfdan-dolva

Bus error scoreboard: Added checking for whether a valid instruction fetch is in the pipeline when looking for error addresses in rvfi transactions. This PR makes false errors less likely but does not fix the underlying issue which is that the scoreboard uses addresses to identify transactions between rvfi and obi. This is an issue because multiple transactions can have the same address.