Makefile, init_uvm.do: dump signals with init_uvm in VCS simulator
Created by: JeanRochCoulon
The init.do is executed at simulaiton start in Verdi to dump all testbench signals. Very useful when debuging RTL !
Signed-off-by: Jean-Roch Coulon jean-roch.coulon@thalesgroup.com