Explore projects
-
4 stage, in-order, secure RISC-V core based on the CV32E40P
Pending deletion 0Updated -
-
Small and simple APB interrupt controller
Pending deletion 0Updated -
Functional verification project for the CORE-V family of RISC-V cores.
Pending deletion 0Updated -
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Pending deletion 0Updated -
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
Pending deletion 0Updated -
-
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Updated -
4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
Pending deletion 0Updated -
Functional verification project for the CORE-V family of RISC-V cores.
Updated -
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
Updated -
-
This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
Updated -
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Updated -
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Updated -
4 stage, in-order, secure RISC-V core based on the CV32E40P
Updated -
CV32E40S Design-Verification environment
Pending deletion 0Updated