Explore projects

4 stage, in-order, secure RISC-V core based on the CV32E40P

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

4 stage, in-order, compute RISC-V core based on the CV32E40P