GitLab

Linux kernel source tree

4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions

RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions

Issues related to the OpenHW Group infra (GtHub, Mattermost, ...)

This is a private repo with tools and 'how-to' documentation for OpenHW Staff to use. We may make this repo public at some point.

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

downloads.ophenwgroup.org

Small and simple APB interrupt controller

Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board

Unofficial development fork of U-Boot

CVA6 SDK containing RISC-V tools and Buildroot