GitLab

Main Repo for the OpenHW Group Software Task Group

4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions

RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions

The Open Source Developer Forum is a workshop that brings open source software and hardware (chips, boards and systems) developers together to collaborate and learn.

Functional verification project for the CORE-V family of RISC-V cores.

Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board

Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.

Instruction Set Generator initially contributed by Futurewei

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

CVA6 SDK containing RISC-V tools and Buildroot

OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.

Run an AWS CodeBuild project as a step in a GitHub Actions workflow job.