Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
L
llvm-project
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Locked files
Deploy
Releases
Model registry
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Eclipse Projects
Oniro Core
llvm-project
Commits
2347d61b
Commit
2347d61b
authored
20 years ago
by
John Criswell
Browse files
Options
Downloads
Patches
Plain Diff
Incorporating Chris's update.
llvm-svn: 18725
parent
3aa5569e
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
llvm/docs/CommandGuide/llc.pod
+24
-57
24 additions, 57 deletions
llvm/docs/CommandGuide/llc.pod
with
24 additions
and
57 deletions
llvm/docs/CommandGuide/llc.pod
+
24
−
57
View file @
2347d61b
...
@@ -14,34 +14,9 @@ The B<llc> command compiles LLVM bytecode into assembly language for a
...
@@ -14,34 +14,9 @@ The B<llc> command compiles LLVM bytecode into assembly language for a
specified architecture. The assembly language output can then be passed through
specified architecture. The assembly language output can then be passed through
a native assembler and linker to generate native code.
a native assembler and linker to generate native code.
The choice of architecture for the output assembly code is determined as
The choice of architecture for the output assembly code is automatically
follows, by attempting to satisfy each of the following rules in turn (first
determined from the input bytecode file, unless a B<-m> option is used to override
one wins):
the default.
=over
=item *
If the user has specified an architecture with the -m option, use that
architecture.
=item *
Examine the input LLVM bytecode file: if it is little endian and has a
pointer size of 32 bits, select the Intel IA-32 architecture. If it is big
endian and has a pointer size of 64 bits, select the SparcV9 architecture.
=item *
If B<llc> was compiled on an architecture for which it can generate code, select
the architecture upon which B<llc> was compiled.
=item *
Exit with an error message telling the user to specify the output
architecture explicitly.
=back
=head1 OPTIONS
=head1 OPTIONS
...
@@ -90,41 +65,31 @@ Emit C code, not assembly
...
@@ -90,41 +65,31 @@ Emit C code, not assembly
=back
=back
=item B<-enable-correct-eh-support>
=item B<--disable-fp-elim>
Disable frame pointer elimination optimization.
=item B<--enable-correct-eh-support>
Instruct the B<
-
lowerinvoke> pass to insert code for correct exception handling
Instruct the B<lowerinvoke> pass to insert code for correct exception handling
support. This is expensive and is by default omitted for efficiency.
support. This is expensive and is by default omitted for efficiency.
=item B<-help>
=item B<-
-
help>
Print a summary of command line options.
Print a summary of command line options.
=item B<-stats>
=item B<-
-
stats>
Print statistics recorded by code-generation passes.
Print statistics recorded by code-generation passes.
=item B<-time-passes>
=item B<-
-
time-passes>
Record the amount of time needed for each pass and print a report to standard
Record the amount of time needed for each pass and print a report to standard
error.
error.
=back
=head2 Intel IA-32-specific Options
=over
=item B<--disable-fp-elim>
Disable frame pointer elimination optimization.
=item B<--disable-pattern-isel>
Use the 'simple' X86 instruction selector (the default).
=item B<--print-machineinstrs>
=item B<--print-machineinstrs>
Print generated machine code.
Print generated machine code
between compilation phases (useful for debugging)
.
=item B<--regalloc>=I<allocator>
=item B<--regalloc>=I<allocator>
...
@@ -171,6 +136,17 @@ Local spiller
...
@@ -171,6 +136,17 @@ Local spiller
=back
=back
=head2 Intel IA-32-specific Options
=over
=item B<--x86-asm-syntax=att|intel>
Specify whether to emit assembly code in AT&T syntax (the default) or intel
syntax.
=back
=head2 SPARCV9-specific Options
=head2 SPARCV9-specific Options
=over
=over
...
@@ -183,15 +159,6 @@ Disable peephole optimization pass.
...
@@ -183,15 +159,6 @@ Disable peephole optimization pass.
Disable local scheduling pass.
Disable local scheduling pass.
=item B<--disable-strip>
The Sparc backend embeds the LLVM bytecode into the assembly output. This
option requests that symbol names be retained; by default, they are stripped out.
=item B<--enable-maps>
Emit LLVM-to-machine code mapping information into the assembly output.
=back
=back
=head1 EXIT STATUS
=head1 EXIT STATUS
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment