Skip to content
GitLab
Explore
Sign in
Open
0
Merged
656
Closed
33
All
689
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Merged date
#906 CIF benchmark overview script: consistently generate '?' instead of '-1'.
!959
· created
Jul 03, 2024
by
Dennis Hendriks
v5.0
CIF
Type
Enhancement
Merged
Approved
updated
Jul 04, 2024
#884 PLCgen: Improve handling of diferent value types in input/output
!957
· created
Jul 01, 2024
by
Albert Hofkamp
v5.0
CIF
Type
Bug
Merged
20
updated
Jul 04, 2024
#877 PLCgen: Avoid getting parenthesis in real variable declarations
!956
· created
Jul 01, 2024
by
Albert Hofkamp
v5.0
CIF
Type
Bug
Merged
1
Approved
updated
Sep 25, 2024
#887 CIF benchmark overview script: generate proper row-averages.
!947
· created
Jun 25, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Enhancement
Merged
7
Approved
updated
Jun 26, 2024
#410 CIF controller properties checker: add non-blocking under control check
!931
· created
Jun 16, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Enhancement
Merged
56
Approved
updated
Jun 25, 2024
#882 CIF explorer statistic output: 'states space' -> 'state space'.
!944
· created
Jun 22, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Enhancement
Merged
Approved
updated
Jun 22, 2024
#867 Use `relnextIntersection` and `relprevIntersection`
!942
· created
Jun 21, 2024
by
Wytse Oortwijn
v4.0
CIF
Type
Enhancement
Merged
9
Approved
updated
Jun 21, 2024
#691 CIF explorer: use proper edge vs transition terminology
!938
· created
Jun 18, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Enhancement
Merged
18
updated
Jun 21, 2024
#877 #679 PLCgen: Recognize more forms of integer literals.
!939
· created
Jun 20, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Bug
Merged
11
Approved
updated
Jun 21, 2024
#878 Accounting for runtime errors earlier during data based synthesis
!941
· created
Jun 20, 2024
by
Wytse Oortwijn
v4.0
CIF
Type
Enhancement
Merged
21
Approved
updated
Jul 09, 2024
#862 #679 PLCgen S7 SEL function application should always use formal notation.
!940
· created
Jun 20, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Bug
Merged
Approved
updated
Jun 21, 2024
#876 Drop power and exponentiation.
!936
· created
Jun 18, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Bug
Merged
Approved
updated
Jun 18, 2024
#848 PLCgen Fix S7-300 PLC compile problem with double negations.
!933
· created
Jun 17, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Bug
Merged
2
Approved
updated
Sep 08, 2024
#847 Fix PLCgen PLC code for EXPT and MIN/MAX.
!934
· created
Jun 17, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Bug
Merged
2
Approved
updated
Jun 18, 2024
#679 #860 PLCgen: Ensure that the main program always has a proper PLC statement.
!932
· created
Jun 17, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Bug
Merged
7
Approved
updated
Jun 18, 2024
#873 CIF data-based synthesis: allow converting resulting predicates explicitly to only CNF or DNF
!930
· created
Jun 15, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Enhancement
Merged
3
updated
Jun 17, 2024
#871 Use more BddUtils.free in CifBddEdge.
!928
· created
Jun 14, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Enhancement
Merged
Approved
updated
Jun 17, 2024
#866 Use partial transition relations for improving data based synthesis performance
!927
· created
Jun 14, 2024
by
Wytse Oortwijn
v4.0
CIF
Type
Enhancement
Merged
20
Approved
updated
Jun 14, 2024
#865 Use relnext and relprev for improving data based synthesis performance
!926
· created
Jun 13, 2024
by
Wytse Oortwijn
v4.0
CIF
Type
Enhancement
Merged
2
Approved
updated
Jun 13, 2024
#853 CIF to CIF transformer performs annotation post-checks on specification without component definition/instantiation
!924
· created
Jun 10, 2024
by
Dennis Hendriks
v4.0
CIF
Type
Bug
Merged
Approved
updated
Jun 13, 2024
Prev
1
…
5
6
7
8
9
10
11
12
13
…
33
Next