Skip to content
GitLab
Explore
Sign in
Eclipse Projects
Eclipse ESCET (Supervisory Control Engineering Toolkit)
escet
Merge requests
Open
10
Merged
827
Closed
51
All
888
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Title
#684 CifToPlcTrans: configure linearization consistent with precond check
!707
· created
Nov 30, 2023
by
Ferdie Reijnen
v2.0
CIF
Type
Bug
Merged
Approved
1
updated
Dec 01, 2023
#683 CIF codegen: configure linearization to be consistent with precondition check
!691
· created
Nov 11, 2023
by
Dennis Hendriks
v2.0
CIF
Type
Bug
Merged
Approved
7
updated
Nov 13, 2023
#682 Fix default target language in CIF code generator documentation.
!684
· created
Oct 31, 2023
by
Dennis Hendriks
v2.0
CIF
Type
Bug
Merged
Approved
0
updated
Nov 02, 2023
#681 PLCgen: Improve prechecking error reports (addon)
!819
· created
Feb 22, 2024
by
Dennis Hendriks
v3.0
CIF
Type
Enhancement
Merged
Approved
22
updated
Mar 14, 2024
#681 PLCgen: Improve prechecking error reports.
!798
· created
Feb 06, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
53
updated
Mar 11, 2024
#680 CIF merger checks annotation post-check constraints after merge.
!678
· created
Oct 29, 2023
by
Dennis Hendriks
v2.0
CIF
Type
Bug
Merged
Approved
1
updated
Oct 30, 2023
#679 PLCgen: Move timer variable + block instance creation to code storage
!785
· created
Jan 29, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
64
updated
Feb 09, 2024
#679 PLCgen: Introduce infix/informal/formal supported notations for function calls.
!688
· created
Nov 10, 2023
by
Albert Hofkamp
v2.0
CIF
Type
Enhancement
Merged
Approved
99
updated
Nov 20, 2023
#679 PLCgen: Introduce edge selection variables by automaton in event transition code
!805
· created
Feb 13, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
8
updated
Feb 19, 2024
#679 PLCgen: Give all [CifData]Provider functions and variables a "cifData" name.
!751
· created
Jan 02, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
0
updated
Jan 18, 2024
#679 PLCgen: Forbid pure monitor events.
!839
· created
Mar 22, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Enhancement
Merged
Approved
24
updated
Mar 31, 2024
#679 PLCgen: Disallow arrays of length 0.
!879
· created
May 09, 2024
by
Albert Hofkamp
v4.0
CIF
Type
Enhancement
Merged
Approved
0
updated
May 09, 2024
#679 PLCgen: Cleanup and fix variable handling
!770
· created
Jan 16, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
51
updated
Jan 23, 2024
#679 PLCgen: Avoid getting double underscore characters in generated names.
!806
· created
Feb 13, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
14
updated
Feb 16, 2024
#679 PLCgen: Add automatic enum conversion option.
!764
· created
Jan 10, 2024
by
Albert Hofkamp
v3.0
CIF
Type
Enhancement
Merged
Approved
44
updated
Jan 18, 2024
#679 Add 'cifplcgen' to scriptable tools overview in CIF docs.
!731
· created
Dec 21, 2023
by
Dennis Hendriks
v2.0
CIF
Type
Bug
Merged
Approved
1
updated
Dec 21, 2023
#678 Free dropped bits for CifBddBitVector resize.
!672
· created
Oct 21, 2023
by
Ferdie Reijnen
v2.0
CIF
Type
Bug
Merged
Approved
7
updated
Oct 24, 2023
#676 PLCgen: Forbid use of user-defined functions.
!689
· created
Nov 10, 2023
by
Albert Hofkamp
v2.0
CIF
Type
Enhancement
Merged
Approved
3
updated
Nov 14, 2023
#676 PLCgen: Connect PLCgen with the GUI.
!690
· created
Nov 10, 2023
by
Albert Hofkamp
v2.0
CIF
Type
Enhancement
Merged
Approved
28
updated
Nov 20, 2023
#676 PLCgen: Add documentation.
!700
· created
Nov 24, 2023
by
Albert Hofkamp
v2.0
CIF
Type
Enhancement
Merged
Approved
346
updated
Dec 14, 2023
Prev
1
…
5
6
7
8
9
10
11
12
13
…
42
Next