Skip to content
Snippets Groups Projects
Commit daa1d920 authored by Maxence Naud's avatar Maxence Naud
Browse files

[Fix] Update call to a removed function

parent 5f4c3ad9
No related branches found
No related tags found
1 merge request!22Update operators implementation
......@@ -77,7 +77,7 @@ TEST_CASE("[cpu/operator] MaxPooling(forward)", "[MaxPooling][CPU]") {
myMaxPool->getOperator()->setBackend("cpu");
op->computeOutputDims();
myMaxPool->forward();
op->output(0).print();
op->getOutput(0)->print();
REQUIRE(*(op->getOutput(0)) == *myOutput);
}
}
\ No newline at end of file
......@@ -36,8 +36,8 @@ TEST_CASE("[cpu/operator] Slice(forward)", "[Slice][CPU]") {
mySlice->forward();
// mySlice->getOperator()->output(0).print();
REQUIRE(*(op->getOutput(0)) == *expectedOutput);
REQUIRE(op->output(0).dims() == expectedOutput->dims());
REQUIRE(op->output(0).dataType() == expectedOutput->dataType());
REQUIRE(op->getOutput(0)->dims() == expectedOutput->dims());
REQUIRE(op->getOutput(0)->dataType() == expectedOutput->dataType());
}
SECTION("2D Tensor") {
......@@ -63,8 +63,8 @@ TEST_CASE("[cpu/operator] Slice(forward)", "[Slice][CPU]") {
mySlice->forward();
// mySlice->getOperator()->output(0).print();
REQUIRE(*(op->getOutput(0)) == *expectedOutput);
REQUIRE(op->output(0).dims() == expectedOutput->dims());
REQUIRE(op->output(0).dataType() == expectedOutput->dataType());
REQUIRE(op->getOutput(0)->dims() == expectedOutput->dims());
REQUIRE(op->getOutput(0)->dataType() == expectedOutput->dataType());
}
SECTION("3D Tensor") {
......@@ -97,8 +97,8 @@ TEST_CASE("[cpu/operator] Slice(forward)", "[Slice][CPU]") {
mySlice->forward();
// mySlice->getOperator()->output(0).print();
REQUIRE(*(op->getOutput(0)) == *expectedOutput);
REQUIRE(op->output(0).dims() == expectedOutput->dims());
REQUIRE(op->output(0).dataType() == expectedOutput->dataType());
REQUIRE(op->getOutput(0)->dims() == expectedOutput->dims());
REQUIRE(op->getOutput(0)->dataType() == expectedOutput->dataType());
}
SECTION("4D Tensor") {
......@@ -160,7 +160,7 @@ TEST_CASE("[cpu/operator] Slice(forward)", "[Slice][CPU]") {
mySlice->forward();
// mySlice->getOperator()->output(0).print();
REQUIRE(*(op->getOutput(0)) == *expectedOutput);
REQUIRE(op->output(0).dims() == expectedOutput->dims());
REQUIRE(op->output(0).dataType() == expectedOutput->dataType());
REQUIRE(op->getOutput(0)->dims() == expectedOutput->dims());
REQUIRE(op->getOutput(0)->dataType() == expectedOutput->dataType());
}
}
\ No newline at end of file
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment