Skip to content

memory question

Dear Team,

Thank you for sharing the force-riscv project!

I’m encountering an issue where the generated code segments are highly fragmented in physical addresses, resulting in a multi-GB binary file after converting the ELF to BIN format. Since my UVM verification environment requires loading the BIN file as stimulus, I would like to inquire: Are there any methods to control the continuity of the generated code addresses?

I’ve attempted to modify the PcConfig.py and memory.py files, but these changes didn’t resolve the issue. Could you provide guidance on how to achieve this?