memory of force-riscv generated elf files

We are attempting to target a real platform which has memory available at certain address ranges. We have observed that force-riscv attempts to put memory regions in the full address range of the RV64GC processor...

How do we configure force-riscv to target our available memory ranges. We cannot seem to find the options to control the memory address map...

[Simon]