[BUG] : mstatus.TW is set to 1
Created by: AyoubJalali
Is there an existing CVA6 bug for this?
-
I have searched the existing bug issues
Bug Description
Hello, the cv32a65x spec the TW filed in MSTATUS is read-only zero, but the RTL allow the read 1 in TW filed after a write into it :