Skip to content
GitLab
Explore
Sign in
Open
11
Merged
468
Closed
51
All
530
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
vendorized cvfpu with common_cells
!822
· created
Jun 23, 2023
by
Eclipse Webmaster
dev
1
updated
Nov 20, 2024
Create dc_setup_filenames.tcl
!781
· created
Mar 01, 2023
by
Eclipse Webmaster
updated
Nov 20, 2024
Create design.tcl
!780
· created
Mar 01, 2023
by
Eclipse Webmaster
updated
Nov 20, 2024
Create dc.tcl
!779
· created
Mar 01, 2023
by
Eclipse Webmaster
updated
Nov 20, 2024
Create dc_setup.tcl
!778
· created
Mar 01, 2023
by
Eclipse Webmaster
updated
Nov 20, 2024
[DO NOT MERGE] Break the ALU
!703
· created
Apr 27, 2022
by
Eclipse Webmaster
dev
Status:Do-not-merge
updated
Nov 20, 2024
Add FPGA Optimized Register File Version
!433
· created
Jul 29, 2020
by
Eclipse Webmaster
WAIVED:CV32E40P
5
updated
Nov 20, 2024
Fusesoc and Linter
!368
· created
Jun 16, 2020
by
Eclipse Webmaster
WAIVED:CV32E40P
13
updated
Nov 20, 2024
Add FuseSoC support
1 of 3 checklist items completed
!352
· created
May 23, 2020
by
Eclipse Webmaster
WAIVED:CV32E40P
1
updated
Nov 20, 2024
Fix Verilator simulations
!351
· created
May 23, 2020
by
Eclipse Webmaster
WAIVED:CV32E40P
updated
Nov 20, 2024
first version of Synopsys DC script
!305
· created
Apr 10, 2020
by
Eclipse Webmaster
Status:Do-not-merge
WAIVED:CV32E40P
2
updated
Nov 20, 2024