Explore projects

CV32E40X Design-Verification environment

CV32E40S Design-Verification environment

The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.

CORE-V MCU UVM Environment and Test Bench

RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions