Explore projects

CORE-V MCU UVM Environment and Test Bench

4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions

The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.