Explore projects

Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.

RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores

The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.

Instruction Set Generator initially contributed by Futurewei

A standalone simulator which can be used to run an OpenScenario based simulation.

Aidge bundle repository, which includes the main modules of the Aidge framework, plus the documentation and tutorials.

Library for loading and providing data from an OpenDRIVE map

GT-Gen Core library which accepts ScenarioEngine, Environment and simulation parameters and enables the integrator to execute the simulation.

GT-Gen Core library which accepts ScenarioEngine, Environment and simulation parameters and enables the integrator to execute the simulation.

Julian Skublics etrice fork

eTrice

Library for loading and providing data from an OpenDRIVE map

Aidge meta-repository, which includes the main modules of the Aidge framework as Git submodules, plus the documentation and tutorials.