Explore projects

Functional verification project for the CORE-V family of RISC-V cores.

Aidge's C++ export module optimized for ARM Cortex-M

Functional verification project for the CORE-V family of RISC-V cores.

The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.

The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.

The purpose of the repo is to support CORE-V Wally architectural verification

This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.

The purpose of the repo is to support CORE-V Wally architectural verification

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.