Explore projects

CV32E40S Design-Verification environment

CV32E40X Design-Verification environment

The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.

Linux kernel source tree

CV32E40X Design-Verification environment

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

A website that enables Foundation staff to blog on our domain.

The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.

The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.

The purpose of the repo is to support CORE-V Wally architectural verification

Unofficial development fork of U-Boot

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions

Instruction Set Generator initially contributed by Futurewei